mirrors/shadPS4
1
0
Fork 0
mirror of https://github.com/shadps4-emu/shadPS4.git synced 2025-07-30 22:14:56 +00:00
Code Issues Packages Projects Releases Wiki Activity

Update translate.h

Browse Source
This commit is contained in:
DanielSvoboda 2024-07-28 22:12:42 -03:00 committed by GitHub
parent 394363bfb9
commit 0a71335439
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 8 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
src/shader_recompiler/frontend/translate/translate.h
View File

@ -24,6 +24,7 @@ enum class ConditionOp : u32 {
LT, LT,
LE, LE,
TRU, TRU,
U,
}; };
enum class AtomicOp : u32 { enum class AtomicOp : u32 {
@ -83,6 +84,8 @@ public:
void S_SUB_U32(const GcnInst& inst); void S_SUB_U32(const GcnInst& inst);
void S_GETPC_B64(u32 pc, const GcnInst& inst); void S_GETPC_B64(u32 pc, const GcnInst& inst);
void S_ADDC_U32(const GcnInst& inst); void S_ADDC_U32(const GcnInst& inst);
void S_MAX_U32(const GcnInst& inst);
void S_MIN_U32(const GcnInst& inst);
// Scalar Memory // Scalar Memory
void S_LOAD_DWORD(int num_dwords, const GcnInst& inst); void S_LOAD_DWORD(int num_dwords, const GcnInst& inst);
@ -122,6 +125,7 @@ public:
void V_SQRT_F32(const GcnInst& inst); void V_SQRT_F32(const GcnInst& inst);
void V_MIN_F32(const GcnInst& inst, bool is_legacy = false); void V_MIN_F32(const GcnInst& inst, bool is_legacy = false);
void V_MIN3_F32(const GcnInst& inst); void V_MIN3_F32(const GcnInst& inst);
void V_MIN3_I32(const GcnInst& inst);
void V_MADMK_F32(const GcnInst& inst); void V_MADMK_F32(const GcnInst& inst);
void V_CUBEMA_F32(const GcnInst& inst); void V_CUBEMA_F32(const GcnInst& inst);
void V_CUBESC_F32(const GcnInst& inst); void V_CUBESC_F32(const GcnInst& inst);
@ -160,6 +164,8 @@ public:
void V_LDEXP_F32(const GcnInst& inst); void V_LDEXP_F32(const GcnInst& inst);
void V_CVT_FLR_I32_F32(const GcnInst& inst); void V_CVT_FLR_I32_F32(const GcnInst& inst);
void V_CMP_CLASS_F32(const GcnInst& inst); void V_CMP_CLASS_F32(const GcnInst& inst);
void V_MAD_U32(const GcnInst& inst);
void V_MBCNT_U32_B32(bool is_low, const GcnInst& inst);
// Vector Memory // Vector Memory
void BUFFER_LOAD_FORMAT(u32 num_dwords, bool is_typed, bool is_format, const GcnInst& inst); void BUFFER_LOAD_FORMAT(u32 num_dwords, bool is_typed, bool is_format, const GcnInst& inst);
@ -172,9 +178,9 @@ public:
void DS_SWIZZLE_B32(const GcnInst& inst); void DS_SWIZZLE_B32(const GcnInst& inst);
void DS_READ(int bit_size, bool is_signed, bool is_pair, const GcnInst& inst); void DS_READ(int bit_size, bool is_signed, bool is_pair, const GcnInst& inst);
void DS_WRITE(int bit_size, bool is_signed, bool is_pair, const GcnInst& inst); void DS_WRITE(int bit_size, bool is_signed, bool is_pair, const GcnInst& inst);
void V_READFIRSTLANE_B32(const GcnInst& inst);
void DS_MAX(int bit_size, const GcnInst& inst); void DS_MAX(int bit_size, const GcnInst& inst);
void DS_MIN(int bit_size, const GcnInst& inst); void DS_MIN(int bit_size, const GcnInst& inst);
void V_READFIRSTLANE_B32(const GcnInst& inst);
void S_BARRIER(); void S_BARRIER();
// MIMG // MIMG
@ -200,6 +206,7 @@ private:
private: private:
IR::IREmitter ir; IR::IREmitter ir;
Info& info; Info& info;
IR::U32 m0_value;
static std::array<bool, IR::NumScalarRegs> exec_contexts; static std::array<bool, IR::NumScalarRegs> exec_contexts;
}; };