mirrors/shadPS4
1
0
Fork 0
mirror of https://github.com/shadps4-emu/shadPS4.git synced 2025-07-27 12:34:37 +00:00
Code Issues Packages Projects Releases Wiki Activity

shader recompiler: removed automatic conversion to force_flt in GetSRc

Browse Source
This commit is contained in:
Vinicius Rangel 2024-07-23 15:52:35 -03:00
parent c73aff3f8d
commit 21ce67e8a0
No known key found for this signature in database
GPG Key ID: A5B154D904B761D9
1 changed files with 22 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
src/shader_recompiler/frontend/translate/translate.cpp
View File

@ -77,20 +77,19 @@ void Translator::EmitPrologue() {
template <> template <>
IR::U32F32 Translator::GetSrc(const InstOperand& operand, bool force_flt) { IR::U32F32 Translator::GetSrc(const InstOperand& operand, bool force_flt) {
// Input modifiers work on float values.
force_flt |= operand.input_modifier.abs | operand.input_modifier.neg;
IR::U32F32 value{}; IR::U32F32 value{};
bool is_float = operand.type == ScalarType::Float32 || force_flt;
switch (operand.field) { switch (operand.field) {
case OperandField::ScalarGPR: case OperandField::ScalarGPR:
if (operand.type == ScalarType::Float32 || force_flt) { if (is_float) {
value = ir.GetScalarReg<IR::F32>(IR::ScalarReg(operand.code)); value = ir.GetScalarReg<IR::F32>(IR::ScalarReg(operand.code));
} else { } else {
value = ir.GetScalarReg<IR::U32>(IR::ScalarReg(operand.code)); value = ir.GetScalarReg<IR::U32>(IR::ScalarReg(operand.code));
} }
break; break;
case OperandField::VectorGPR: case OperandField::VectorGPR:
if (operand.type == ScalarType::Float32 || force_flt) { if (is_float) {
value = ir.GetVectorReg<IR::F32>(IR::VectorReg(operand.code)); value = ir.GetVectorReg<IR::F32>(IR::VectorReg(operand.code));
} else { } else {
value = ir.GetVectorReg<IR::U32>(IR::VectorReg(operand.code)); value = ir.GetVectorReg<IR::U32>(IR::VectorReg(operand.code));
@ -164,12 +163,14 @@ IR::U32F32 Translator::GetSrc(const InstOperand& operand, bool force_flt) {
UNREACHABLE(); UNREACHABLE();
} }
if (is_float) {
if (operand.input_modifier.abs) { if (operand.input_modifier.abs) {
value = ir.FPAbs(value); value = ir.FPAbs(value);
} }
if (operand.input_modifier.neg) { if (operand.input_modifier.neg) {
value = ir.FPNeg(value); value = ir.FPNeg(value);
} }
}
return value; return value;
} }
@ -185,13 +186,12 @@ IR::F32 Translator::GetSrc(const InstOperand& operand, bool) {
template <> template <>
IR::U64F64 Translator::GetSrc64(const InstOperand& operand, bool force_flt) { IR::U64F64 Translator::GetSrc64(const InstOperand& operand, bool force_flt) {
// Input modifiers work on float values.
force_flt |= operand.input_modifier.abs | operand.input_modifier.neg;
IR::U64F64 value{}; IR::U64F64 value{};
bool is_float = operand.type == ScalarType::Float64 || force_flt;
switch (operand.field) { switch (operand.field) {
case OperandField::ScalarGPR: case OperandField::ScalarGPR:
if (operand.type == ScalarType::Float64 || force_flt) { if (is_float) {
value = ir.GetScalarReg<IR::F64>(IR::ScalarReg(operand.code)); value = ir.GetScalarReg<IR::F64>(IR::ScalarReg(operand.code));
} else if (operand.type == ScalarType::Uint64 || operand.type == ScalarType::Sint64) { } else if (operand.type == ScalarType::Uint64 || operand.type == ScalarType::Sint64) {
value = ir.GetScalarReg<IR::U64>(IR::ScalarReg(operand.code)); value = ir.GetScalarReg<IR::U64>(IR::ScalarReg(operand.code));
@ -200,7 +200,7 @@ IR::U64F64 Translator::GetSrc64(const InstOperand& operand, bool force_flt) {
} }
break; break;
case OperandField::VectorGPR: case OperandField::VectorGPR:
if (operand.type == ScalarType::Float64 || force_flt) { if (is_float) {
value = ir.GetVectorReg<IR::F64>(IR::VectorReg(operand.code)); value = ir.GetVectorReg<IR::F64>(IR::VectorReg(operand.code));
} else if (operand.type == ScalarType::Uint64 || operand.type == ScalarType::Sint64) { } else if (operand.type == ScalarType::Uint64 || operand.type == ScalarType::Sint64) {
value = ir.GetVectorReg<IR::U64>(IR::VectorReg(operand.code)); value = ir.GetVectorReg<IR::U64>(IR::VectorReg(operand.code));
@ -276,12 +276,14 @@ IR::U64F64 Translator::GetSrc64(const InstOperand& operand, bool force_flt) {
UNREACHABLE(); UNREACHABLE();
} }
if (is_float) {
if (operand.input_modifier.abs) { if (operand.input_modifier.abs) {
value = ir.FPAbs(value); value = ir.FPAbs(value);
} }
if (operand.input_modifier.neg) { if (operand.input_modifier.neg) {
value = ir.FPNeg(value); value = ir.FPNeg(value);
} }
}
return value; return value;
} }