mirrors/shadPS4
1
0
Fork 0
mirror of https://github.com/shadps4-emu/shadPS4.git synced 2025-07-30 22:14:56 +00:00
Code Issues Packages Projects Releases Wiki Activity

clang format

Browse Source
This commit is contained in:
IndecisiveTurtle 2024-07-30 02:25:29 +03:00
parent 797b40f2e7
commit 27a22a1b69
4 changed files with 12 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
src/shader_recompiler/frontend/translate/data_share.cpp
View File

@ -83,15 +83,17 @@ void Translator::DS_WRITE(int bit_size, bool is_signed, bool is_pair, const GcnI
if (bit_size == 32) { if (bit_size == 32) {
ir.WriteShared(32, ir.GetVectorReg(data0), addr0); ir.WriteShared(32, ir.GetVectorReg(data0), addr0);
} else { } else {
ir.WriteShared(64, ir.CompositeConstruct(ir.GetVectorReg(data0), ir.GetVectorReg(data0 + 1)), ir.WriteShared(
addr0); 64, ir.CompositeConstruct(ir.GetVectorReg(data0), ir.GetVectorReg(data0 + 1)),
addr0);
} }
const IR::U32 addr1 = ir.IAdd(addr, ir.Imm32(u32(inst.control.ds.offset1))); const IR::U32 addr1 = ir.IAdd(addr, ir.Imm32(u32(inst.control.ds.offset1)));
if (bit_size == 32) { if (bit_size == 32) {
ir.WriteShared(32, ir.GetVectorReg(data1), addr1); ir.WriteShared(32, ir.GetVectorReg(data1), addr1);
} else { } else {
ir.WriteShared(64, ir.CompositeConstruct(ir.GetVectorReg(data1), ir.GetVectorReg(data1 + 1)), ir.WriteShared(
addr1); 64, ir.CompositeConstruct(ir.GetVectorReg(data1), ir.GetVectorReg(data1 + 1)),
addr1);
} }
} else if (bit_size == 64) { } else if (bit_size == 64) {
const IR::Value data = const IR::Value data =

3
src/shader_recompiler/ir/breadth_first_search.h
View File

@ -12,8 +12,7 @@
namespace Shader::IR { namespace Shader::IR {
template <typename Pred> template <typename Pred>
auto BreadthFirstSearch(const Inst* inst, Pred&& pred) auto BreadthFirstSearch(const Inst* inst, Pred&& pred) -> std::invoke_result_t<Pred, const Inst*> {
-> std::invoke_result_t<Pred, const Inst*> {
// Most often case the instruction is the desired already. // Most often case the instruction is the desired already.
if (const std::optional result = pred(inst)) { if (const std::optional result = pred(inst)) {
return result; return result;

4
src/video_core/texture_cache/image_view.cpp
View File

@ -72,8 +72,8 @@ ImageViewInfo::ImageViewInfo(const AmdGpu::Image& image, bool is_storage) noexce
if (num_comps == 4) { if (num_comps == 4) {
printf("bad\n"); printf("bad\n");
} }
LOG_ERROR(Render_Vulkan, "Storage image (num_comps = {}) requires swizzling {}", LOG_ERROR(Render_Vulkan, "Storage image (num_comps = {}) requires swizzling {}", num_comps,
num_comps, image.DstSelectName()); image.DstSelectName());
mapping = vk::ComponentMapping{}; mapping = vk::ComponentMapping{};
} }
} }

6
src/video_core/texture_cache/texture_cache.cpp
View File

@ -142,7 +142,7 @@ ImageId TextureCache::FindImage(const ImageInfo& info, bool refresh_on_create) {
image_ids.push_back(image_id); image_ids.push_back(image_id);
}); });
//ASSERT_MSG(image_ids.size() <= 1, "Overlapping images not allowed!"); // ASSERT_MSG(image_ids.size() <= 1, "Overlapping images not allowed!");
ImageId image_id{}; ImageId image_id{};
if (image_ids.empty()) { if (image_ids.empty()) {
@ -188,8 +188,8 @@ ImageView& TextureCache::FindTexture(const ImageInfo& info, const ImageViewInfo&
auto& usage = image.info.usage; auto& usage = image.info.usage;
if (view_info.is_storage) { if (view_info.is_storage) {
image.Transit(vk::ImageLayout::eGeneral, vk::AccessFlagBits::eShaderRead | image.Transit(vk::ImageLayout::eGeneral,
vk::AccessFlagBits::eShaderWrite); vk::AccessFlagBits::eShaderRead | vk::AccessFlagBits::eShaderWrite);
usage.storage = true; usage.storage = true;
} else { } else {
const auto new_layout = image.info.IsDepthStencil() const auto new_layout = image.info.IsDepthStencil()