mirrors/shadPS4
1
0
Fork 0
mirror of https://github.com/shadps4-emu/shadPS4.git synced 2025-07-31 14:35:19 +00:00
Code Issues Packages Projects Releases Wiki Activity

shader_recompiler: Fix PackDouble2x32/UnpackDouble2x32 type.

Browse Source
This commit is contained in:
squidbus 2025-04-27 20:01:27 -07:00
parent 127c442bbc
commit e1ff2dc231
3 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/shader_recompiler/backend/spirv/emit_spirv_bitwise_conversion.cpp
View File

@ -93,7 +93,7 @@ Id EmitPackDouble2x32(EmitContext& ctx, Id value) {
}
Id EmitUnpackDouble2x32(EmitContext& ctx, Id value) {
return ctx.OpBitcast(ctx.F32[2], value);
return ctx.OpBitcast(ctx.U32[2], value);
}
Id EmitPackUnorm2x16(EmitContext& ctx, Id value) {

4
src/shader_recompiler/frontend/translate/translate.cpp
View File

@ -447,8 +447,8 @@ void Translator::SetDst64(const InstOperand& operand, const IR::U64F64& value_ra
const IR::Value unpacked{is_float ? ir.UnpackDouble2x32(IR::F64{value_untyped})
: ir.UnpackUint2x32(IR::U64{value_untyped})};
const IR::U32F32 lo{ir.CompositeExtract(unpacked, 0U)};
const IR::U32F32 hi{ir.CompositeExtract(unpacked, 1U)};
const IR::U32 lo{ir.CompositeExtract(unpacked, 0U)};
const IR::U32 hi{ir.CompositeExtract(unpacked, 1U)};
switch (operand.field) {
case OperandField::ScalarGPR:
ir.SetScalarReg(IR::ScalarReg(operand.code + 1), hi);

4
src/shader_recompiler/ir/opcodes.inc
View File

@ -196,8 +196,8 @@ OPCODE(BitCastF32U32, F32, U32,
OPCODE(PackUint2x32, U64, U32x2, )
OPCODE(UnpackUint2x32, U32x2, U64, )
OPCODE(PackDouble2x32, F64, F32x2, )
OPCODE(UnpackDouble2x32, F32x2, F64, )
OPCODE(PackDouble2x32, F64, U32x2, )
OPCODE(UnpackDouble2x32, U32x2, F64, )
OPCODE(PackUnorm2x16, U32, F32x2, )
OPCODE(UnpackUnorm2x16, F32x2, U32, )